Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

PSD511B1 Folha de dados(PDF) 101 Page - STMicroelectronics

Nome de Peças PSD511B1
Descrição Electrónicos  Low Cost Field Programmable Microcontroller Peripherals
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD511B1 Folha de dados(HTML) 101 Page - STMicroelectronics

Back Button PSD511B1 Datasheet HTML 97Page - STMicroelectronics PSD511B1 Datasheet HTML 98Page - STMicroelectronics PSD511B1 Datasheet HTML 99Page - STMicroelectronics PSD511B1 Datasheet HTML 100Page - STMicroelectronics PSD511B1 Datasheet HTML 101Page - STMicroelectronics PSD511B1 Datasheet HTML 102Page - STMicroelectronics PSD511B1 Datasheet HTML 103Page - STMicroelectronics PSD511B1 Datasheet HTML 104Page - STMicroelectronics PSD511B1 Datasheet HTML 105Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 153 page
background image
PSD5XX Family
98
Interrupt Operation (Cont.)
9.7.1.1 Command Registers
All the eight interrupts can be individually masked using a mask register. Writing “ones”
into these mask bits enables the associated interrupts. RESET masks all interrupts.
Interrupts can also be defined as either LEVEL sensitive or EDGE sensitive using a
sensitivity bit in the interrupt edge/level sensitivity select register.
Tables 29 and 29a give the address map for various port and interrupt Command/Status
Registers. This address offset map is of the host processor, relative to the CSIOP
(Chip Select Input Output Port) i.e., address space allocated by the host Microcontroller to
access all the PSD embedded peripherals.
Address
Register Name
Address
Register Name
Offset
Offset
+D4h
Interrupt Read Clear
+D3h
Interrupt Mask
+D2h
Interrupt Edge/Level
Select
+D1h
Interrupt Request Latch
+D0h
Interrupt Priority Status
Table 29. Offset Address Map of Interrupt Registers
Address
Register Name
Address
Register Name
Offset
Offset
+D5h
Interrupt Read Clear
+D2h
Interrupt Mask
+D3h
Interrupt Edge/Level
Select
+D0h
Interrupt Request Latch
+D1h
Interrupt Priority Status
Table 29a. Offset Address Map of Interrupt Registers
(For 16-Bit Motorola MCUs in 16-Bit Mode. If 8-Bit Mode is selected, use Table 29.)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Mask7
Mask6
Mask5
Mask4
Mask3
Mask2
Mask1
Mask0
Interrupt Mask Register
Bits mask 0
... mask 7 correspond to interrupt 0 ... interrupt 7.
When these bits are set to
1 = Unmasked
0 = Masked
At RESET these bits initialize as 0 and all interrupts are masked.
The Interrupt Registers listed in Tables 29 and 29a are described below.
Interrupt
Controller
(Cont.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com