Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

ST72F324J4TA Folha de dados(PDF) 143 Page - STMicroelectronics

Nome de Peças ST72F324J4TA
Descrição Electrónicos  5V RANGE 8-BIT MCU WITH 8 TO 32K FLASH/ROM, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE
PDF  167 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72F324J4TA Folha de dados(HTML) 143 Page - STMicroelectronics

Back Button ST72F324J4TA Datasheet HTML 139Page - STMicroelectronics ST72F324J4TA Datasheet HTML 140Page - STMicroelectronics ST72F324J4TA Datasheet HTML 141Page - STMicroelectronics ST72F324J4TA Datasheet HTML 142Page - STMicroelectronics ST72F324J4TA Datasheet HTML 143Page - STMicroelectronics ST72F324J4TA Datasheet HTML 144Page - STMicroelectronics ST72F324J4TA Datasheet HTML 145Page - STMicroelectronics ST72F324J4TA Datasheet HTML 146Page - STMicroelectronics ST72F324J4TA Datasheet HTML 147Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 167 page
background image
ST72324B
143/167
12.13 10-BIT ADC CHARACTERISTICS
Subject to general operating conditions for VDD, fCPU, and TA unless otherwise specified.
Notes:
1. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10k
Ω). Data
based on characterization results, not tested in production.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fADC
ADC clock frequency
0.4
2
MHz
VAREF
Analog reference voltage
0.7*VDD ≤VAREF ≤VDD
3.8
VDD
V
VAIN
Conversion voltage range 1)
VSSA
VAREF
Ilkg
Positive input leakage current for analog
input
-40°C
≤TA≤+85°C
±250
nA
+85°C
≤TA≤+125°C
±1
µA
Negative input leakage current on ro-
bust analog pins
VIN<VSS, | IIN |< 400µA
on adjacent robust ana-
log pin
56
µA
RAIN
External input impedance
see
Figure 80
and
Figure
812)3)4)
k
Ω
CAIN
External capacitor on analog input
pF
fAIN
Variation freq. of analog input signal
Hz
CADC
Internal sample and hold capacitor
12
pF
tADC
Conversion time (Sample+Hold)
fCPU=8MHz, SPEED=0 fADC=2MHz
7.5
µs
tADC
- No of sample capacitor loading cycles
- No. of Hold conversion cycles
4
11
1/fADC
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com