2 O/P 1.5V PCIE GEN1-2-3 CLOCK GENERATOR

6

OCTOBER 18, 2016

9FGU0231 DATASHEET

Electrical Characteristics–Input/Supply/Common Parameters–Normal Operating

Conditions

TA = TAMB; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS NOTES

Supply Voltage

VDDxx

Supply voltage for core, analog and single-ended

LVCMOS outputs

1.425

1.5

1.575

V

Comercial range

0

25

70

°C

Industrial range

-40

25

85

°C

Input High Voltage

VIH

Single-ended inputs, except SMBus

0.75 VDD

VDD + 0.3

V

Input Mid Voltage

VIM

Single-ended tri-level inputs ('_tri' suffix)

0.4 VDD

0.5 VDD

0.6 VDD

V

Input Low Voltage

VIL

Single-ended inputs, except SMBus

-0.3

0.25 VDD

V

Output High Voltage

VIH

Single-ended outputs, except SMBus. IOH = -2mA

VDD-0.45

V

Output Low Voltage

VIL

Single-ended outputs, except SMBus. IOL = -2mA

0.45

V

IIN

Single-ended inputs, VIN = GND, VIN = VDD

-5

5

uA

IINP

Single-ended inputs

VIN = 0 V; Inputs with internal pull-up resistors

VIN = VDD; Inputs with internal pull-down resistors

-200

200

uA

Input Frequency

Fin

XTAL, or X1 input

23

25

27

MHz

Pin Inductance

Lpin

7nH

1

CIN

Logic Inputs, except DIF_IN

1.5

5

pF

1

COUT

Output pin capacitance

6

pF

1

Clk Stabilization

TSTAB

From VDD Power-Up and after input clock

stabilization or de-assertion of PD# to 1st clock

1.8

ms

1,2

SS Modulation Frequency

fMOD

Triangular Modulation

30

31.6

33

kHz

1

OE# Latency

tLATOE#

DIF start after OE# assertion

DIF stop after OE# deassertion

1

3

clocks

1,3

Tdrive_PD#

tDRVPD

DIF output enable after

PD# de-assertion

300

us

1,3

Tfall

tF

Fall time of single-ended control inputs

5

ns

2

Trise

tR

Rise time of single-ended control inputs

5

ns

2

SMBus Input Low Voltage

VILSMB

0.6

V

SMBus Input High Voltage

VIHSMB

VDDSMB = 3.3V, see note 4 for VDDSMB < 3.3V

2.1

3.3

V

4

SMBus Output Low Voltage

VOLSMB

@ IPULLUP

0.4

V

SMBus Sink Current

IPULLUP

@ VOL

4mA

Nominal Bus Voltage

VDDSMB

1.425

3.3

V

SCLK/SDATA Rise Time

tRSMB

(Max VIL - 0.15) to (Min VIH + 0.15)

1000

ns

1

SCLK/SDATA Fall Time

tFSMB

(Min VIH + 0.15) to (Max VIL - 0.15)

300

ns

1

SMBus Operating

Frequency

fMAXSMB

Maximum SMBus operating frequency

400

kHz

1

1 Guaranteed by design and characterization, not 100% tested in production.

2 Control input must be monotonic from 20% to 80% of input swing.

3 Time from deassertion until outputs are >200 mV

4 For V

DDSMB < 3.3V, VIHSMB >= 0.8xVDDSMB

Capacitance

Input Current

Ambient Operating

Temperature

TAMB