DRA821U4...ALM datasheet(170/252 Pages) TI

170 / 252 page

GPMC_CLK

GPMC_CSn[i]

GPMC_A[27:17]

GPMC_BE1n

BPMC_BE0n_CLE

GPMC_ADVn_ALE

GPMC_WEn

GPMC_WAIT[j]

Address (LSB)

D 0

D 1

D 2

D 3

F15

F17

F18

F20

F14

F22

F21

Address (MSB)

GPMC_AD[15:0]

F14

GPMC_05

In GPMC_CSn[i], i is equal to 0, 1, 2 or 3.

In GPMC_WAIT[j], j is equal to 0 or 1.

Figure 7-61. GPMC and Multiplexed NOR Flash — Synchronous Burst Write

7.9.5.9.2 GPMC and NOR Flash — Asynchronous Mode

Section 7.9.5.9.2.1 and Section 7.9.5.9.2.2 assume testing over the recommended operating conditions and

electrical characteristic conditions below (see Figure 7-62 through Figure 7-67).

7.9.5.9.2.1 GPMC and NOR Flash Timing Requirements – Asynchronous Mode

NO.

PARAMETER

DESCRIPTION

MODE

MIN

MAX UNIT

FA5

(1)

tacc(d)

Data access time

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

(4)

FA2

(2)

tacc1-pgmode(d)

Page mode successive data access time

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

(3)

FA2

(1)

tacc2-pgmode(d)

Page mode first data access time

div_by_1_mode;

GPMC_FCLK_MUX;

TIMEPARAGRANULARITY_X1

(4)

(1)

The FA5 parameter illustrates the amount of time required to internally sample input data. It is expressed in number of GPMC

functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input data is internally sampled by active

functional clock edge. FA5 value must be stored inside the AccessTime register bit field.

(2)

The FA20 prameter illustrates amount of time required to internally sample successive input page data. It is expressed in number of

GPMC functional clock cycles. After each access to input page data, next input page data is internally sampled by active functional

clock edge after FA20 functional clock cycles. The FA20 value must be stored in the PageBurstAccessTime register bit field.

(3)

P = PageBurstAccessTime × (TimeParaGranularity + 1) × GPMC_FCLK(5)

(4)

H = AccessTime × (TimeParaGranularity + 1) × GPMC_FCLK(5)

(5)

GPMC_FCLK is general-purpose memory controller internal functional clock period in ns.

DRA821U-Q1

SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022

www.ti.com

170

Submit Document Feedback

Product Folder Links: DRA821U-Q1

DRA821U4...ALM Folha de dados(PDF) 170 Page - Texas Instruments

DRA821U4...ALM Folha de dados(HTML) 170 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL