STM32F405RG datasheet(141/201 Pages) STMICROELECTRONICS

Nome de Peças	STM32F405RG

Descrição Electrónicos	ARM Cortex-M4 32b MCUFPU, 210DMIPS, up to 1MB Flash/1924KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera

PDF	201 Pages

Scroll/Zoom	100%

Fabricante Electrônico	STMICROELECTRONICS [STMicroelectronics]

Página de início	http://www.st.com

Logo

141 / 201 page

DocID022152 Rev 6

141/201

STM32F405xx, STM32F407xx

Electrical characteristics

Figure 53. 12-bit buffered /non-buffered DAC

1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external

loads directly without the use of an external operational amplifier. The buffer can be bypassed by

configuring the BOFFx bit in the DAC_CR register.

5.3.26

FSMC characteristics

Unless otherwise specified, the parameters given in Table 75 to Table 86 for the FSMC

interface are derived from tests performed under the ambient temperature, fHCLK frequency

and VDD supply voltage conditions summarized in Table 14, with the following configuration:

•

Output speed is set to OSPEEDRy[1:0] = 10

•

Capacitive load C = 30 pF

•

Measurement points are done at CMOS levels: 0.5VDD

Refer to Section Section 5.3.16: I/O port characteristics for more details on the input/output

characteristics.

Asynchronous waveforms and timings

Figure 54 through Figure 57 represent asynchronous waveforms and Table 75 through

Table 78 provide the corresponding timings. The results shown in these tables are obtained

with the following FSMC configuration:

•

AddressSetupTime = 1

•

AddressHoldTime = 0x1

•

DataSetupTime = 0x1

•

BusTurnAroundDuration = 0x0

In all timing tables, the THCLK is the HCLK clock period.

STM32F405RG Folha de dados(PDF) 141 Page - STMicroelectronics