Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

MB91F525LSBPMC Folha de dados(PDF) 154 Page - Cypress Semiconductor

Nome de Peças MB91F525LSBPMC
Descrição Electrónicos  32-bit FR81S Microcontroller
PDF  280 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  CYPRESS [Cypress Semiconductor]
Página de início  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

MB91F525LSBPMC Folha de dados(HTML) 154 Page - Cypress Semiconductor

Back Button MB91F525LSBPMC Datasheet HTML 150Page - Cypress Semiconductor MB91F525LSBPMC Datasheet HTML 151Page - Cypress Semiconductor MB91F525LSBPMC Datasheet HTML 152Page - Cypress Semiconductor MB91F525LSBPMC Datasheet HTML 153Page - Cypress Semiconductor MB91F525LSBPMC Datasheet HTML 154Page - Cypress Semiconductor MB91F525LSBPMC Datasheet HTML 155Page - Cypress Semiconductor MB91F525LSBPMC Datasheet HTML 156Page - Cypress Semiconductor MB91F525LSBPMC Datasheet HTML 157Page - Cypress Semiconductor MB91F525LSBPMC Datasheet HTML 158Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 280 page
background image
Document Number: 002-04662 Rev. *F
Page 154 of 280
MB91520 Series
(4-1-3) Bit setting: SMR : MD2 = 0, SMR:MD1 = 1, SMR : MD0 = 0, SMR:SCINV = 0, SCR:SPI = 1
(TA:-40 °C to +125 °C, VCC = AVCC = 5.0 V ± 10 %/VCC = AVCC = 3.3 V ± 0.3 V, VSS = AVSS = 0.0V)
Parameter
Symbol
Pin Name
Conditions
Value
Unit
Remarks
Min
Max
Serial clock cycle time
tSCYC
SCK0 to SCK11
-
4tCPP
-
ns
Internal shift clock
mode output pin :
CL = 50 pF
SCK
↑ →
SOT delay time
tSHOVI
SCK0 to SCK2,
SCK5 to SCK11
SOT0 to SOT2,
SOT5 to SOT11
-30
30
ns
SCK3 , SCK4
SOT3 , SOT4
-300
300
ns
Valid SIN
→
SCK
↓ setup time
tIVSLI
SCK0 to SCK2,
SCK5 to SCK11
SIN0 to SIN2,
SIN5 to SIN11
34
-
ns
SCK3 , SCK4
SIN3 , SIN4
300
-
ns
SCK
↓ →
Valid SIN hold time
tSLIXI
SCK0 to SCK11
SIN0 to SIN11
0
-
ns
SOT
→SCK↓
delay time
tSOVLI
SCK0 to SCK11
SOT0 to SOT11
2tCPP
-30
-
ns
Serial clock
"H"pulse width
tSHSL
SCK0 to SCK11
-
tCPP+
10
-
ns
External shift clock
mode output pin:
CL = 50 pF
Serial clock
"L" pulse width
tSLSH
2tCPP
-10
-
ns
SCK
↑ →
SOT delay time
tSHOVE
SCK0 to SCK2,
SCK5 to SCK11
SOT0 to SOT2,
SOT5 to SOT11
-
33
ns
SCK3 , SCK4
SOT3 , SOT4
-
300
ns
Valid SIN
→
SCK
↓ setup time
tIVSHE
SCK0 to SCK11
SIN0 to SIN11
10
-
ns
SCK
↓ →
Valid SIN hold time
tSLIXE
20
-
ns
SCK fall time
tF
SCK0 to SCK11
-
5
ns
SCK rise time
tR
SCK0 to SCK11
-
5
ns
Notes:
AC characteristic in CLK synchronized mode.
CL is the load capacitance applied to pins during testing.
The maximum bard rate is limited by internal operation clock used and other parameters. Please use ch.3 and ch.4 with maximum
baud rate 400 kbps or less.
See Hardware Manual for details.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com